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Abstract 
The accessibility of both n-type and p-type MoS2 FET is necessary for complementary 
device applications involving MoS2. However, MoS2 PFET is rarely achieved due to 
pinning effect resulting high Rc at metal-MoS2 interface and the inherently strong n-type 
property of the MoS2 material. In this study, we realized a high-performance multi-layer 
MoS2 PFET via controllable chemical doping, which has an excellent on/off ratio of 107 
and a maximum hole mobility of 72 cm2/Vs at room temperature, and these values are 
further exceeding to 109 and 132 cm2/Vs at 133K. In addition, we revealed that large Rc 
hindered the polar transition of MoS2 FET from n-type to p-type, meanwhile channel Rs 
limited Ion of PFET. Therefore it is suggested that reducing Rc at high work function metal-
MoS2 interface and p-type doping of channel were necessary for achieving high 
performance MoS2 PFET. Based on the high performance PFET, we successfully 
demonstrated a MoS2 CMOS inverter by integrating NFET and PFET. 
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1. Introduction 
Over the past few years, two-dimensional (2D) transition metal dichalcogenides 
(TMD) have attracted enormous attention due to their unique material properties and 
potential applications in various electronic, optical, and spintronic devices;[1-6] however, 
integration of  n-type and p-type field effect transistors (NFETs and PFETs) needs to be 
developed to enable complementary device operations using TMD. Several methods, 
including metal work function engineering, chemical doping, electrostatic doping, and 
ionic gating, have been tested for their utility in achieving bipolar carrier conduction in 
TMD.[7-10] These experiments were mostly carried out using 2D tungsten diselenide 
(WSe2), in which the Fermi level lies in the middle of the band gap and no pinning occurs 
at the metal–WSe2 interface, enabling relatively easy tuning of polarity.[8] Molybdenum 
disulfide (MoS2) is widely studied as a typical 2D semiconductor, however, elemental 
metals, including high work function metals, such as Pd, Ni, and Au, give rise to n-type 
MoS2 transistor properties when used as source and drain contacts.[11-13] Most studies have 
ascribed the stubborn n-type behavior to Fermi level pinning at the metal–MoS2 
interface.[14-16] The employment of a high work function MoOx material as a hole injection 
layer at the contact interface was reported to successfully provide a MoS2 PFET;[17] 
however, ultra-high vacuum conditions and high temperatures are needed for the 
deposition of MoOx, and the on-current density (Ion) of the fabricated MoS2 PFETs was 
low. As the drain bias or gate bias increased, the electron current appeared to increase, 
yielding slight ambipolar behavior. Other studies have tested the utility of Nb as a 
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substitutive dopant introduced into both mechanically exfoliated and chemical vapor 
deposition (CVD)-grown MoS2 flakes, yielding a high off-current (Ioff)[18-19] or degenerate 
doping[20]. Researchers reported a high ambipolar conductivity in MoS2 using ion gel-gated 
MoS2 transistors, but the on/off ratio was only the order of 102.[21] The mechanism 
underlying the polar transition in MoS2 needs to be explored so that simple controllable 
methods for achieving high-performance MoS2 PFETs may be developed.[22] 
 
2. Experimental Details 
Multi-layer MoS2 prepared using the mechanical exfoliation method was positioned 
on a highly doped p-Si substrate capped with 50 nm thermally oxidized SiO2. A 20/40 nm 
Pd/Au was then deposited onto the MoS2 flake to form the source and drain contacts using 
an electron beam evaporator. We used conventional gold chloride (AuCl3) in this study as 
a p-type dopant [23-25] of MoS2 to prepare a range of doping concentrations. The AuCl3 
dopant was prepared using a Schlenk line, and all operations related to the AuCl3 powder 
or dopant were performed in a glove box to protect the reagents from the air environment. 
The 5 mM AuCl3 dopant was spin-coated at 5500 rpm for 1 min over MoS2 sample and the 
sample was then baked at 50°Ϲ for 5 min to get optimized non-degenerate MoS2 PFET. 
The device performances before and immediately following doping were characterized 
through electrical measurements and compared. The thickness of the MoS2 flakes (see 
Supplementary S1) used in this work was around 7–11 nm measured by atomic force 
microscope (AFM), and the channel length of the fabricated devices was 0.6 – 2 µm. 
 
3. Results and Discussion 
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Figure 1a shows a schematic diagram of our device whereas the optical microscopy 
image of the device is shown in the inset of Figure 1b. The flake thickness was 10 nm. The 
transfer curves collected from the MoS2 FET before and after doping are plotted in Figure 
1b at drain biases (Vd) of 0.1 and 0.1 V, respectively. The pristine device displayed typical 
n-type behavior, as reported previously for most of the MoS2 devices contacted with Pd or 
Au electrodes.[11, 13] After the 5mM AuCl3 doping step, the transfer characteristic of the 
device changed to yield p-type characteristics with a low Ioff of 10–13 A and a high Ion on 
the order of µA. The on/off ratio reached 107, 100 times the value reported for MoS2 
PFETs, due to the high work function of MoOx, as described in Ref. 17. Under a high 
applied Vd, Ion continued to increase whereas Ioff remained constant, as shown in the 
Supplementary Figure S2. The output curves of the pristine NFET and doped PFET are 
plotted in Figure 1c. The drain current (Id) was normalized by the channel width (W), which 
was 2 µm (The channel length (L) was 1 µm in our device.). The current density in the 
PFET exceeded 20 µA/µm, two orders higher than that of reported in Ref. 17. Interestingly, 
even if we consider the small channel length in our device, the normalized current density 
with respect to the channel dimensions (Id∙L/W) still represents the highest value yet 
reported among non-degenerate MoS2 PFETs.[17-18, 26] Our MoS2 PFET displayed Ohmic-
like contact, as indicated by the linearity of the output curve shown in Figure 1c. The field 
effect mobilities of both the pristine NFET and the doped PFET were obtained from the 
transfer curves and are plotted with respect to the gate bias in Figure 1d. The highest hole 
mobility achieved in the doped PFETs was 68 cm2/Vs, whereas the electron mobility for 
pristine NFET was 38 cm2/Vs. Comparable hole and electron mobilities indicated that this 
material is suitable for use in high-performance complementary circuits. 
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The charge transport mechanism of our device and its transition to PFET is explained 
with the help of carrier injection models i.e. tunneling and thermionic emission. [27-29] The 
characteristics of Schottky emission and tunneling were discussed in detail in the 
Supplementary S3. Figure 2a shows the carrier transport path in a pristine MoS2 NFET in 
which electrons injected from a metal electrode enter a MoS2 sheet beneath the metal 
electrode first and are then transported to the channel. The graded color in the channel 
indicates varying carrier densities in different MoS2 layers under gate modulation,[30] while 
the deep red color represents high carrier density. The Schottky barrier height associated 
with the Pd–MoS2 contact interface has been reported to be 0.4 eV for electrons.[11] 
Schottky emission was found to be the main transport mechanism at subthreshold region 
(-5 V) proven by linear fitting in figure 2b with corresponding band diagram shown in inset. 
At high gate bias (Vg) of 15 V, Fowler-Nordheim (F-N) tunneling was expected to dominate 
due to thinner barrier as shown in inset of figure 2c. However, the fitting in figure 2c agreed 
with direct tunneling (DT). This kind of anomaly arises in devices having a small contact 
resistance (Rc) since they show linear output characteristics. If Rc is a small fraction of the 
total resistance (Rtot), the sheet resistance (Rs) of the channel forms the largest contribution 
to Rtot (Rtot = 2Rc + Rs),[31] and the device behaves as a simple resistor with a linear output 
curve, as shown in the Supplementary Figure S4b. The output curves at other Vg are 
presented in the Supplementary Figure S4. In short, the electrons are injected from Pd 
electrode to MoS2 channel via thermionic emission in subthreshold region and they follow 
F-N tunnelling at high Vg mainly due to thinning of interfacial barrier. These behaviors 
may be understood to be the switching mechanism in a Pd-contacted n-type MoS2 
transistor. 
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Our doped MoS2 PFET displayed a comparable or even better performance than the 
pristine NFET. The hole transport paths are described in Figure 2d, where the deep red 
color of top layers in the channel represents doping induced high hole concentration. The 
readers should note that the doping depth is in the range of 1.5 to 3 nm.[32] We inferred that 
holes were transported directly to the doped channel, that were extended slightly into the 
MoS2 sheet beneath the metal contacts. Otherwise, a large potential difference will exist 
between the pristine n-type sheet beneath the metal contacts and the doped p-type channel, 
and this will induce an ultra-high Rc for hole transport. It was reasonable to assume that the 
dopant diffused into the MoS2 sheet beneath the metals since annealing was performed 
soon after coating the dopant. As the doped top layers had much higher hole density than 
the pristine n-type bottom layers, they would dominate the overall current of the PFET 
MoS2 device. The gate dependent transfer curve can be observed due to the finite thickness 
of our flake (comparable to charge screening length of MoS2[33]) and the non-degenerate 
doping concentration (will be discussed later). Bottom layers may also contribute to the 
hole current, however high negative bias was needed to tune the electron rich layers to hole 
rich one. The output curves of the doped MoS2 PFET were measured and analyzed at a 
subthreshold gate bias (–2.5 V) and a high negative Vg of –15V, as shown in Figures 2e 
and 2f respectively. Interestingly, we observed F-N tunneling at Vg = –2.5 V and DT at Vg 
= –15 V to be the dominant transport mechanism for hole current. It should be noted that 
the hole transport mechanism in the subthreshold regime is quite different from the electron 
transport mechanism in the same regime. Although, AuCl3 doping induced hole carriers 
shifted the Fermi level of MoS2 from the conduction band towards the valence band but 
the Pd Fermi level still lay on the top half of the MoS2 band, inducing a triangularly shaped 
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large Schottky barrier for holes along their interface, as shown in the inset of Figure 2e. 
Holes could only pass through this barrier at a high Vd when F-N tunneling was 
significantly activated, as shown in the Supplementary Figure S4c. As the negative Vg 
increases, the barriers thin, and Rc reduces, as the result we observed DT, similar to that 
observed for electrons at high Vg region. The corresponding band diagram is shown in the 
inset of Figure 2f. In brief, MoS2 PFET formed due to the reduction of both Rc and Rs for 
hole transport i.e. reduced Rc enabled the initial polar transition from n-type to p-type, 
while Rs limited the final Ion. 
The above explanation was corroborated by calculating Rc and Rs before and after 
doping in a similar thickness (8nm) device using transfer length method (TLM). An optical 
microscope image of the fabricated TLM patterned device is shown in the inset of Figure 
3b. The channel lengths (L) were 0.6, 1.2, 1.8, and 2.0 µm, and the channel width (W) was 
1.3 µm. Prior to doping, the pristine TLM device was characterized as having an Rc = 7.2 
kΩ∙µm (see the Supplementary Figure S5a). We next doped this device with 5 mM AuCl3 
under the conditions described above to successfully obtain a MoS2 PFET, which yielded 
a performance comparable to previously doped 10 nm device. These results confirmed that 
the dopant could be controlled with good reproducibility using our method. The transfer 
curves measured in the doped MoS2 PFET are shown in Figure 3a. The Rc of these MoS2 
PFETs was calculated to be 2.3 kΩ∙µm, comparable to 1.8 kΩ∙µm obtained from a Ti 
contact in an n-type MoS2 device,[34] while Ti is thought to be an Ohmic contact metal for 
MoS2 NFET. The gate-dependent Rc and Rs values obtained from the doped MoS2 PFET 
are plotted in Figure 3b. Rc and Rs dominated Rtot at small and high negative Vg respectively, 
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consistent with our above hypothesis. (See the Supplementary Figure S5b, which describes 
the results obtained from the pristine NFET) 
Low-temperature measurements were carried out on a 10 nm thick 2 terminal MoS2 
PFET device. The temperature-dependent transfer curves are shown in Figure 3c. 
Generally, the device current mainly depends on Rs and Rc i.e. Id=Vd/(2Rc+Rs), and these 
both resistances have different sensitivities to temperature. Rs is limited by electron-phonon 
scattering and therefore it decreases as temperature falls. On the other hand, Rc either has 
a very weak temperature dependence or becomes higher when the temperature is lowered 
due to F-N tunneling or thermionic emission respectively.[35] The increasing trend of Id 
with lowering temperature confirmed that Rs dominated hole transport in our doped MoS2 
PFET under relatively high negative Vg. The inset of Figure 3c shows the output curve 
measured at 133 K, in which the linear and symmetric characteristics indicated Ohmic-like 
behavior. These results suggested a small Rc at the metal–MoS2 interface in our doped 
MoS2 PFET. The transfer curves measured at 296 K (room temperature) and 133 K are 
plotted in Figure 3d, The on/off ratio increased to 109 at 133 K and was two orders higher 
than the room temperature result of 107. The increase in Ion was attributed to reduced 
phonon scattering at lower temperatures, whereas the Ioff reduction was attributed to a 
decrease in the gate leakage. We noticed that the n-type branch appeared at lower 
temperatures. The origin of electron current was studied in detail in Supplementary Figure 
S6. Next, we calculated the hole mobilities at various temperatures as shown in Figure 3e. 
The mobilities were obtained at relatively high negative Vg, in which case Rc became 
negligible, and thus the 2-probe measurements can be applied to get reliable mobility 
values. The mobility clearly increased as the temperature decreased, and a peak mobility 
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of 132 cm2/Vs was reached at 133 K. These results indicated phonon scattering, which 
could be fit to µ~T-γ, where the exponent γ was equal to 0.7 for our device.[36] To the best 
of our knowledge, this is the first reported indication of intrinsic hole transport in an MoS2 
PFET, independent of Rc. We understand that, besides Rc there can be cases that lead to 
incorrect mobility estimation. For example, graded carrier concentration in vertical 
direction induced by both gating and chemical doping may make our device system 
complicated,[4, 23, 37-38] and this cannot be addressed by using the conventional field effect 
equation.  More studies are required in the future to address the mobility issue related to 
multi-layered 2D materials showing graded carrier concentration. 
Since Rc limited the polar transition of MoS2 from NFET to PFET, contact engineering 
efforts aimed at reducing Rc were implemented for achieving high-performance MoS2 
PFETs. Here, we applied a graphene buffer layer at Pd-MoS2 interface, expecting to induce 
hole injection layer for MoS2 since high work function of graphene is formed after AuCl3 
doping[39-40] and graphene work function can be further increased by effective gating.[41] A 
schematic diagram of the MoS2 transistor prepared with a graphene buffer layer is shown 
in Figure 4a. After exfoliation of the MoS2 flake (7 nm) onto a 50 nm SiO2/Si substrate, 
two separate thin strips of graphene sheets were stacked onto the surface of the MoS2 flake 
to form electrodes using the transfer method.[42] Next, a 20 nm Pd layer and a 40 nm Au 
layer were deposited onto the graphene sheets. Graphene thickness was measured to be 2 
nm by AFM (Supplementary Figure S7). An optical microscope image of the fabricated 
device is shown in the inset of Figure 4b. Our Gr/Pd/Au contacted device resulted in normal 
MoS2 NFET that is inconsistent with the previous study.[43] The transfer curves of 
Gr/Pd/Au contacted device before and after doping were shown in figure 4b. The current 
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was normalized to the channel dimension. Normalized Ion for the device prepared with a 
graphene buffer layer after doping was nearly equal to the value measured in the device 
prepared without a graphene buffer layer. This further strengthens our previous conclusion 
that Ion is limited by Rs, because the doping concentrations were equal in both devices and 
therefore Rs and Ion were similar as well. The field-effect hole mobility was calculated to 
be 72 cm2/Vs. 
For the exploration of the superiority of graphene buffer layer in the respect of Rc, the 
effect of Rs must be excluded. So we performed high concentration doping in devices with 
and without graphene buffer layer on the same flake (see Supplementary figure S7c for the 
optical microscope image). The flake thickness is 11 nm. Annealing at 100°C for 10 min 
was proven to result in high doping concentration for MoS2 based on the doping test 
experiment in Supplementary S8. The red and green curves shown in Figure 4c present the 
normalized transfer curves of the device without graphene buffer layer doped by 5 and 20 
mM dopants and annealed at 100°C for 10 min respectively. The device doped by 20 mM 
AuCl3 provided a higher current than that of 5 mM; however, both transfer curves showed 
slight gate dependence. We next plotted the transfer curve (blue curve) of the counterpart 
device prepared with a graphene buffer layer doped with 5 mM AuCl3 and annealed at 
100°C for 10 min for comparison. A high current density and almost no gate dependence 
were observed in this device. The only difference between these two devices was the 
contact interface. As discussed earlier, Rc dominated the total resistance of the device with 
highly doped channel. The graphene buffer layer provided high hole concentration at the 
contact interface after doping and the downward shift of its Fermi level reduced the 
Schottky barrier height for holes, lowering Rc. Thus higher performance degenerate MoS2 
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PFET was observed in Gr/Pd/Au contacted device. The current level in these doped devices 
was best visualized on a linear scale, as shown in the inset of Figure 4c. 
We employed graphene buffer layer and applied high concentration doping to a device 
(9 nm) with channel covered by 20/40 nm Pd/Au. Device schematic and its optical 
microscope image were shown in figure 4d and inset of figure 4e respectively. By covering 
the large part of channel with metal, Rs remained large while Rc became relatively 
negligible. Therefore, Rtot for this device was mainly determined by the metal-covered part 
of the channel. The transfer curve of this device after doping, as shown in Figure 4e, 
revealed hole dominated ambipolar behavior with hole current lower than the directly 
doped device and a wide voltage range of off-state under gate modulation. The hole 
dominated conduction confirmed that reducing Rc for hole can switch MoS2 transistor from 
n-type to p-type. The low hole current however indicated that Rs for hole cannot reach a 
sufficiently small value simply by gate modulation. The inherently high electron 
concentration in MoS2 is also a stumbling block for achieving high performance MoS2 
PFET after figuring out the Rc issue. Other devices prepared with a channel covering have 
displayed similar ambipolar behaviors with enhanced electron current due to the lack of 
graphene buffer layer, as shown in Supplementary Figure S9. In addition to these, we also 
calculated the Fermi level shift in our device after non-degenerate and degenerate doping 
by AuCl3 dopant for reference in figure 4f. Fermi level was found to be 0.14 eV above the 
valence band and 0.13 eV below the valence band respectively. The calculation method 
was demonstrated in Supplementary S10. A comparison of MoS2 PFET performances 
using our doping method and other methods in literatures are summarized in table 1. 
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Complementary device applications were explored by integrating our NFET and 
doped PFET through wire bonding. The device schematic and corresponding electric 
circuits are shown in figure 5a and 5b respectively (see Supplementary figure S11 for the 
optical microscope image of the device). Back gate was applied as Vin and supply voltage 
(Vdd) was applied to the PFET. Figure 5c shows the voltage transfer characteristics of the 
MoS2 inverter at different Vdd. Clear signal inversion is observed with high Vout and low Vin 
and vice versa. The dc voltage gain (g = ∂Vout/∂Vin) was calculated and shown in figure 
5d.   
 
4. Conclusion 
We demonstrated that, for MoS2 as an intrinsically strong n-type semiconductor, 
contact engineering alone did not yield a high-performance MoS2 PFET, but doping or 
effective channel gating was needed to improve the device performance. The introduction 
of a graphene buffer layer was able to reduce Rc for holes. A controllable chemical doping 
method was used to prepare high-performance MoS2 PFETs with a room temperature hole 
mobility of 72 cm2/Vs (132 cm2/Vs at 133 K), an on/off ratio exceeding 107, and a low Rc 
of 2.3 kΩ∙µm. We successfully demonstrated a MoS2 CMOS inverter based on the pristine 
NFET and chemically doped PFET, showing the great potential of our controllable 
chemical doping method in the application of complementary electronic devices. 
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Figure 1. Characteristics of a pristine n-type MoS2 transistor and a AuCl3-doped p-
type device. a, Schematic diagram showing our MoS2 device and the chemical doping 
method. b, Logarithmic-scale transfer curves collected from an n-type MoS2 device and its 
p-type transfer characteristics after AuCl3 doping at Vd = 0.1 V. The inset shows an optical 
microscope image of the device. c, Output curves collected from the device before and 
after AuCl3 doping. d, Extracted field-effect mobility as a function of Vg in a pristine n-
type device or a doped p-type device.  
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Figure 2. Switching mechanism underlying the pristine MoS2 NFET and AuCl3 doped 
PFET operation. a and d, Schematic diagrams of the carrier transport path in a pristine n-
type transistor and a doped p-type transistor, the graded color indicates different carrier 
concentration under gate modulation and chemical doping. b and c, Schottky emission fits 
and direct tunneling fits to the output curves collected from a pristine n-type transistor in 
the subthreshold regime or in the high positive Vg regime, respectively. The corresponding 
band diagrams are shown in the inset. e and f, The F-N tunneling fits and the direct 
tunneling fits for output curves collected from a doped p-type device in the subthreshold 
regime and in the high negative Vg regime, respectively. The corresponding band diagrams 
are shown in the inset.  
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Figure 3. TLM device and low-temperature measurements. a, Transfer curves collected 
from the TLM-patterned devices prepared with various channel lengths. Vd was 1.0 V. The 
inset shows a plot of Rtot versus the channel length for the calculated Rc value. b, The gate 
bias-dependent Rc and Rs values. The inset shows an optical microscope image of the TLM 
device. c, The temperature dependence of the transfer curves for a doped MoS2 PFET. The 
output curves at 133 K are shown in the inset. d, Logarithmic-scale transfer curves 
collected from the doped PFET at room temperature or at 133 K. e, Temperature-dependent 
mobility of a PFET, and the electron–phonon scattering fit. 
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Figure 4. Graphene buffer layer. a, Schematic diagram showing the MoS2 FET prepared 
with a graphene buffer layer. b, Transfer curve of the device before and after doping. The 
inset shows the optical microscope image of this device. c, The black line shows the 
transfer curve of a pristine MoS2 device prepared with Pd/Au contacts. The red and green 
lines show the device performances after doping with 5 mM or 20 mM AuCl3 dopants, 
respectively, after annealing at 100°C for 10 min. The blue line shows the transfer curve 
of a MoS2 device prepared with a graphene buffer layer doped with 5 mM AuCl3 dopant at 
100°C for 10 min. The linear scale transfer curves are shown in the inset. d, Schematic 
diagram of an MoS2 device prepared with a highly doped contact and a metal-covered 
channel. e, Transfer characteristics of the channel-covered device before and after doping. 
The inset shows the optical microscope image. f, Fermi level shift after chemical doping. 
All results were obtained at room temperature.  
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Figure 5. MoS2 inverter. a, Schematic diagram of a MoS2 inverter. MoS2 PFET was 
prepared by chemical doping. PFET and NFET were connected by wire bonding. b, 
Electric circuit of the MoS2 inverter. c, Voltage transfer characteristics of the MoS2 CMOS 
inverter at different Vdd. d, Direct current voltage gain of the inverter at Vdd = 2.0 V.  
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Table 1. Comparison of MoS2 PFET performances enabled by different methods. 
A. Non-degenerate doping 
Non-
degenerate 
doping 
Carrier 
density 
[cm-2] 
Mobility 
[cm2/Vs ] 
On 
current 
density 
[μA/μm] 
On/off 
ratio 
 
Contact 
resistance 
[kΩ∙µm] 
Device 
thickness 
[nm] 
This work 1.5×1012 68~132 21 107 2.3 7~11 
Plasma 
doping 
(Ref.26) 
- - ~1 100 - 20~25 
MoOx buffer 
layer 
(Ref.17) 
- - 0.13 104 - 40 
Nb doping 
(Ref.18) 
~1012 6.7 ~1 104 - 18~20 
 
B. Degenerate doping 
Degenerate doping Carrier density [cm-2] Device thickness [nm] 
This work 5.0×1013 8 
Nb doping (Ref.20) 1.8×1014 61 
NO2 doping (on WSe2, 
Ref.8) 
2.2×1012~2.5×1012 ~0.7 
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S1 (flake thickness characterized by AFM) 
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Particles shown in the 
AFM images were generated 
by AuCl3 doping. 
 
S2 (Transfer curves of doped p-type transistor under various drain bias) 
 
Figure S2 shows the transfer curves of doped p-type MoS2 transistor at various drain bias. 
With drain bias increasing, the on-current (Ion) of this device keeps increasing while the 
off-current (Ioff) stays stable at very low level of 10-13A. The channel length of our device 
is 1 µm, the low Ioff at 1.0 V drain bias indicates that the high current density of our doped 
p-type transistor does not come from the short channel effect. And the on current density 
can be even higher if we apply higher drain bias.  
S3 (Carrier transport mechanism at metal-semiconductor interface) 
Thermionic emission (Schottky emission), Fowler–Nordheim (F-N) tunneling, and direct 
tunneling are the three main mechanisms that dominate carrier transport at a metal–
semiconductor interface. Thermionic emission usually dominates at a metal–MoS2 
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interface characterized by a small Schottky barrier height, and the Id–Vd characteristics may 
be modeled using the Richardson-Schottky equation, ܫௗ ∝ ܣ ∗
ܶଶexp ቈ
ିቀΦಳିඥ௤య௏೏∕ସగఌబఌೝௗቁ
௞್்
቉ , where ΦB is the Schottky barrier height. At a certain 
temperature, a plot of ln(Id) against Vd1/2 is expected to display a linear dependence. By 
contrast, a high and wide barrier at a metal–semiconductor interface cannot be overcome 
by carriers through thermionic emission, and a high drain bias is needed to tune the barrier 
to a triangle shape and facilitate carrier transport via tunneling. This is the Fowler–
Nordheim tunneling, the Id-Vd relation of which may be described according to ܫௗ ∝
Vଶexp ቎
ିସௗටଶ୫Φಳ
య
ଷℏ௤௏೏
቏ . A plot of ln(Id/Vd2) versus 1/Vd is expected to yield a linear 
dependence with a negative slope. If the barrier at the metal–semiconductor interface were 
small and thin, carriers could directly tunnel through it, and Id would be linearly dependent 
on Vd. In this case, a logarithm-scale plot similar to the plot used to apply the F-N tunneling 
model may be fit to the equation ln(Id/Vd2)	∝ ln(1/Vd). At a high drain bias, the carrier 
transport mechanism transforms into F-N tunneling from direct tunneling at a small bias.   
S4 (Output curves of pristine MoS2 NFET and doped PFET under different gate bias) 
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Figure S4 shows the output curves of pristine n-type device and doped p-type device at 
various gate biases. In the pristine undoped device, current at -5 V gate bias is just above 
the off-state, current starts to flow in this regime. As shown in the band diagram from the 
main text, there is relatively small but thick Schottky barrier for electrons at Pd-MoS2 
interface. Schottky emission was found to be the main mechanism for current transport. 
The output curve in figure S4a shows the corresponding rectifying behaviour from 
Schottky contact. Compared to this small rectifying characteristic, the output curve in 
figure S4c has stronger rectification effect due to the high Schottky barrier for hole 
conduction as we demonstrated in the main text. At 15 V and -15 V gate bias, both pristine 
n-type and doped p-type transistor show almost linear output curves, indicating the small 
contact resistance in those regimes. Since the contact resistance at 15 V in pristine n-type 
device is higher than that of doped p-type device at -15 V, and closer to the sheet resistance 
of the channel (see figure 3 in the main text), so its output curve in figure S4b is less linear 
than the p-type output curve in figure S4d. 
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S5 (TLM measurement of pristine MoS2 NFET) 
 
 
 
 
 
 
Figure S5 a, Transfer curves of pristine NFET TLM pattern device of various channel 
length. Drain bias is 1.0 V. The inset is the plot of Rtot versus channel length for Rc 
calculation. b The gate bias dependent Rc and Rs. 
Figure S5a is the plot of transfer curves with different channel length of pristine n-type 
device. Rtot was calculated from these transfer curves at 15 V gate bias and plotted with 
channel length in the inset of figure 4a. A linear fit shows that 2 Rc=11 kΩ, and the channel 
width was measured to be 1.3 µm, so Rc is 7.2 kΩ∙µm calculated from Rc∙W. Gate 
dependent Rc and Rs of pristine n-type device are plotted in Figure S5b.  
S6 (Temperature dependent conduction of electrons in the doped p-type MoS2 
transistor) 
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S6 a, Temperature dependent transfer curves of doped p-type MoS2 transistor, drain bias 
is -1.0 V. b, Plot of electron current versus temperature  at gate bias of 15 V. Gate leakage 
is shown by red circles. c. Band diagram for electron conduction at high positive gate bias. 
The transfer curve of our doped MoS2 transistor shows p-type behaviour with only hole 
conduction at room temperature shown by the black curve in figure S6a. But with 
temperature decreasing, electron current begins to show up and increases with lowering 
temperature as shown in figure S6b. Electron current is plotted by black squares, gate 
leakage (red circles) is also plotted for comparison. At relatively high temperature, electron 
current is under leakage level, corresponding to the off-state of transfer curves in figure 
S6a. The increasing trend of electron current with lowering temperature exclude the contact 
dominated carrier transport in the device. The temperature dependence may come from the 
sheet resistance dominated transport, which will be affected by the electron-phonon 
scattering. Since the channel was doped to be p-type, gate modulation is too weak to shift 
the Fermi level up, resulting in large sheet resistance for electron conduction. Band diagram 
of this regime is shown in figure S6c. Electrons are injected from the electrode by 
thermionic emission, although contact resistance is high due to the high Schottky barrier, 
total resistance is still determined by the large sheet resistance, leading to the electron-
scattering dominated transport (current increases with the temperature decreasing).    
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S7 (Characterization of devices with graphene buffer layer)  
  
 
 
 
 
 
 
 
 
Figure S7 a, AFM image of doped MoS2 device with 
graphene buffer layer (figure 4b device). b, Transfer curves of graphene before and after 
doping. c, Optical microscope image of devices with and without graphene buffer layer 
(device used in figure 4c). d, AFM image of graphene buffer layer contacted device from 
c.  
S8 (Doping process characterization) 
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Figure S8. Doping characteristics. a, b, c Transfer curves of doped p-type MoS2 transistor  
under various doping concentration and annealing temperature and time. d and e On- and 
off-current under different doping conditions. 
Since no comparable results to our work were obtained previously despite that AuCl3 is 
widely used p-type dopant for various materials such as graphene, MoS2, and carbon 
nanotubes, we carry out experiment on the characterization of doping process. By varying 
doping concentration, annealing temperature and time, performance variation of the doped 
p-type device are shown in figure S8. We test 5mM, 20mM AuCl3 dopant and set annealing 
temperature at 50 ˚Ϲ and 100 ˚Ϲ, annealing time for 1, 5 and 10 minutes. Normalized 
transfer curves are shown in figures S8a, S8b, S8c respectively. Transfer curves are 
normalized by channel length and width as Id∙L/W. They have similar trend with respect to 
annealing time. 10 minutes annealing results in degenerate like transfer characteristic, with 
current density increasing with annealing temperature and dopant concentration. 5 and 1 
min annealing show similar on- and off-current level, while 5 min annealing leads to 
slightly higher on- and off-current than 1 min annealing. Temperature is also a very 
important parameter for the doped device performance. For the same dopant concentration 
and annealing time, high annealing temperature gives higher current density for both on-
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current and off-current. Current density also increases with dopant concentration, which 
can be concluded by comparing figure S8b and S8c. On-current and off-current are plotted 
with respect to dopant concentration, annealing time and temperature as shown in figure 
S8d and figure S8e, where clear dependence is observed. To get decent on-current density 
and low off-current, the doping process should be carefully controlled. 5 mM dopant, 
annealing at 50 ˚Ϲ for 5 min is a good choice as we showed in table 1 of the main text.  
S9 (Rs (channel resistance) dominated device performance) 
 
 
 
Fig S9. a, Transfer curve of pristine 
n-type MoS2 transistor and doped ambipolar device with 2D h-BN as the mask for 
channel covering. 
In the main text, we have shown the ambipolar behavior of device with graphene buffer 
layer and highly doped contact, channel is covered by e-beam deposited metal. Figure S9 
shows enhanced ambipolar behavior of another device with channel masked by 2D h-BN. 
Since there is no graphene buffer layer at the contact, Rc for holes was higher in this 
device, so the electron conduction branch was more clear as shown above. 
S10 (Fermi level shift calculation) 
In a 2D MoS2 field effect transistor, mobility  
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μ =
1
ܥ
×
݀ߪ
݀ ௚ܸ
 
Where C is the gate capacitance, ܥ =
ఌ
௧
=	
ଷ.ଽ×଼.଼ହ×ଵ଴షభమி/௠
ହ଴×ଵ଴షవ	௠
= 6.9 × 10ିସ	ܨ/݉ଶ, for 50 
nm SiO2, Vg is the back gate bias, σ is the conductivity calculated as: 
σ =
ܮ
ܹ
×
ܫௗ
ௗܸ
 
Where L and W are channel length and width respectively, Id is the drain current, Vd is the 
drain bias. The conductivity of a semiconductor is defined as: 
σ = ݊݁ߤ 
Where n is the number of charge carrier per unit area, e is the elementary electrical 
charge. So we can get 
݊ଶ஽ =	
ܫௗܮ
ܹ݁ ௗܸߤ
 
On the other hand, carrier density in a electron or hole dominated semiconductor is 
calculated by the following integration: 
݊ଶ஽(n) = න D(E)f(E)
ஶ
୉ి
݀ܧ 
݊ଶ஽(p) = න D(E)൫1 − f(E)൯
୉౒
ିஶ
݀ܧ 
Here D(E) is the 2D density of states[1] : 
D(ܧ) = 	
2݉∗
ߨℏଶ
 
m* is effective mass of the carriers. Electron and hole effective mass are 0.45m0 and 
0.43m0 respectively from Ref [2]. m0 is the electron rest mass.  
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f(E) is the Fermi-Dirac distribution function : 
f(ܧ) =
1
݁൫ாିா೑൯ ௞்⁄ + 1
	 
After the integration, the variable E will be eliminated, and we can get equations about Ec-
Ef and Ev-Ef from the electron and hole carrier dominated devices respectively. Since n2D 
can be obtained from the electrical measurement of the device, we can finally get the Fermi 
level of the device under various gate biases. 
 
S11 (Optical microscope image of inverter) 
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